

# Eric Tang

(978) 437-7708 | erictang@andrew.cmu.edu | erictang25.github.io

5000 Forbes Ave, Hamerschlag Hall A313, Pittsburgh, PA 15213

EDUCATION	<b>Carnegie Mellon University – Pittsburgh, PA</b> <b>Expected Graduation Dec. 2025</b> <i>Ph.D. Candidate in the Department of Electrical and Computer Engineering</i> <ul style="list-style-type: none"><li>• Advisors: Prof. Franz Franchetti &amp; Prof. James Hoe</li><li>• Dean's Fellow, GPA 3.97</li><li>• Relevant Coursework: Modern Computer Architecture &amp; Design, Digital IC Design, Reconfigurable Computing, How to Write Fast Code</li></ul>
	<b>Cornell University – Ithaca, NY</b> <b>May 2020</b> <i>Bachelor of Science in Electrical and Computer Engineering, Computer Science Minor</i> <ul style="list-style-type: none"><li>• Dean's List, Magna Cum Laude, GPA 3.88</li><li>• Honors: Eta Kappa Nu (IEEE-HKN), Tau Beta Pi</li><li>• Relevant Coursework: Complex Digital ASIC Design, Distributed Computing, Computer Architecture, Large Scale Machine Learning, Digital Communication</li></ul>
SKILLS	<b>Programming Languages:</b> Verilog, C, C++, MATLAB, Python, Java, TCL, PyMTL3 <b>Tools:</b> Git, Altium, Verilator, VCS, Primetime PX, Cadence Innovus & Virtuoso
RESEARCH EXPERIENCE	<b>Carnegie Mellon University – Pittsburgh, PA</b> <b>Aug. 2020 – Present</b> <i>Graduate Student Researcher, Advised by Prof. Franz Franchetti and Prof. James Hoe</i> <ul style="list-style-type: none"><li>• Exploring reactive programming model for near data processing on CPU-FPGA systems and other architectures with shared memory.</li><li>• Prototyped this model with PageRank application on Intel DevCloud using DPC++ and on a local CPU-FPGA system in Verilog.</li><li>• Working on creating hardware simulation of the end-to-end system to allow for faster exploration of other potential applications.</li></ul>
	<b>Batten Research Group – Cornell University</b> <b>Aug. 2018 – May 2020</b> <i>Undergraduate Researcher Advised by Prof. Christopher Batten</i> <ul style="list-style-type: none"><li>• Created 3 stage pipelined blocking cache generator parametrized by cache line size and total size.</li><li>• Designed a custom energy and power characterization flow that utilizes Synopsys EDA tools (Primetime PX) to find performance metrics for custom ASIC designs.</li><li>• Ran preliminary tests and created a breakout board for computer architecture test chip (BRGTC1).</li></ul>
	<b>Computer Systems Laboratory – Cornell University</b> <b>Jun. 2017 – Aug. 2017</b> <i>Undergraduate Researcher Advised by Prof. Zhiru Zhang</i> <ul style="list-style-type: none"><li>• Experimented with various forms of gradient descent on a GPU to filter spam emails more quickly.</li><li>• Implemented stochastic gradient descent using multiple threads with asynchronous updates in C.</li></ul>
PROFESSIONAL EXPERIENCE	<b>Lawrence Berkeley National Laboratory – Berkeley, CA</b> <b>May 2023 – Aug. 2023</b> <i>Graduate Research Intern</i> <ul style="list-style-type: none"><li>• Devised graph-centric RISC-V ISA extensions (GISA) for tiled architecture.</li><li>• Implemented and tested GISA in Verilog for Triangle Counting with the SNAP dataset.</li></ul>

**MITRE – Bedford, MA****May 2019 – Aug. 2019***Position Navigation and Timing Intern*

- Identified spoofing in GPS signals from data collected during field tests.
- Created plots and maps to visualize various aspects of GPS signals.

**Draper Laboratory – Cambridge, MA****May 2018 – Aug. 2018***Undergraduate Engineering Intern*

- Designed new test procedures and soldered custom test circuits to verify proper sensor functionality.
- Automated tests utilizing oscilloscope, function generator, power sources, etc.

**PUBLICATIONS**

**E. Tang**, F. Franchetti, Magic Memory: A Programming Model for Big Data Analytics, IEEE High Performance Extreme Computing Conference (HPEC), 2022, Poster with extended abstract

Z. Gong, N. Zhu, M. Ngaw, J. Rivera, L. Tang, **E. Tang**, H. Mankad, F. Franchetti Interval Arithmetic-based FFT for Large Integer Multiplication IEEE High Performance Extreme Computing Conference (HPEC), 2022, Poster with extended abstract

**TEACHING****Computational Problem Solving for Engineers [ECE 647]****Jan. 2024 – May 2024***Teaching Assistant*

- Led weekly recitations, graded homeworks, and held weekly office hours.

**How to Write Fast Code [ECE 645]****Aug. 2023 – Dec. 2023***Teaching Assistant*

- Graded assignments and held weekly office hours.

**Computer Architecture [ECE 4750]****Aug. 2019 – Dec. 2019***Teaching Assistant*

- Graded labs, problem sets, and quizzes and held weekly office hours.

**Digital Logic & Computer Organization [ECE 2300]****Apr. 2019***HKN Volunteer*

- Led exam review session for over 20 students.

**Multivariable Calculus [MATH 1920]****Aug. 2017 – Dec. 2017***Academic Excellence Workshop Facilitator*

- Taught and created problem sets for a class of 15 students.

**ACTIVITIES****Cornell Electric Vehicles – Cornell University****Sep. 2017 – May 2020***Electrical Subteam Lead*

- Designed and optimized an energy-efficient BLDC motor controller using field-oriented control.
- Designed, populated, and tested a PCB for measuring power consumption (joulemeter)
- Tested and integrated battery management system, power converters, data acquisition, motor controller, and automation systems onto the vehicle