## **Eric Tang**

(978) 437-7708 | erictang@andrew.cmu.edu | erictang25.github.io 5000 Forbes Ave, Hamerschlag Hall A313, Pittsburgh, PA 15213

EDUCATION	<ul> <li>Carnegie Mellon University – Pittsburgh, PA Expected Graduation Dec. 2 Ph.D. Candidate in the Department of Electrical and Computer Engineering</li> <li>Advisors: Prof. Franz Franchetti &amp; Prof. James Hoe</li> <li>Dean's Fellow, GPA 3.97</li> <li>Relevant Coursework: Modern Computer Architecture &amp; Design, Digital IC Des Reconfigurable Computing, How to Write Fast Code</li> <li>Cornell University – Ithaca, NY May 2</li> </ul>		
	<ul><li>Bachelor of Science in Electrical and Computer Engineering, Computer Science Minor</li><li>Dean's List, Magna Cum Laude, GPA 3.88</li></ul>		
	<ul> <li>Honors: Eta Kappa Nu (IEEE-HKN), Tau Beta Pi</li> <li>Relevant Coursework: Complex Digital ASIC Design, Distributed Computing, Computer Architecture, Large Scale Machine Learning, Digital Communication</li> </ul>		
SKILLS	<b>Programming Languages</b> : Verilog, C, C++, MATLAB, Python, Java, TCL, PyMTL3 <b>Tools</b> : Git, Altium, Verilator, VCS, Primetime PX, Cadence Innovus & Virtuoso		
RESEARCH EXPERIENCE	<ul> <li>Carnegie Mellon University – Pittsburgh, PA Aug. 2020 – Present Graduate Student Researcher, Advised by Prof. Franz Franchetti and Prof. James Hoe</li> <li>Exploring reactive programming model for near data processing on CPU-FPGA systems and other architectures with shared memory.</li> <li>Prototyped this model with PageRank application on Intel DevCloud using DPC++ and on a local CPU-FPGA system in Verilog.</li> <li>Working on creating hardware simulation of the end-to-end system to allow for faster exploration of other potential applications.</li> <li>Batten Research Group – Cornell University Aug. 2018 – May 2020 Undergraduate Researcher Advised by Prof. Christopher Batten</li> <li>Created 3 stage pipelined blocking cache generator parametrized by cache line size and total size.</li> <li>Designed a custom energy and power characterization flow that utilizes Synopsys EDA tools (Primetime PX) to find performance metrics for custom ASIC designs.</li> <li>Ran preliminary tests and created a breakout board for computer architecture test chip (BRGTC1).</li> <li>Computer Systems Laboratory – Cornell University Jun. 2017 – Aug. 2017 Undergraduate Researcher Advised by Prof. Zhiru Zhang</li> <li>Experimented with various forms of gradient descent on a GPU to filter spam emails more quickly.</li> <li>Implemented stochastic gradient descent using multiple threads with asynchronous updates in C.</li> </ul>		
PROFESSIONAL EXPERIENCE	Lawrence Berkeley National Laboratory – Berkeley, CAMay 2023 – Aug. 2023Graduate Research Intern		
	<ul> <li>Devised graph-centric RISC-V ISA extensions (GISA) for tiled architecture.</li> <li>Implemented and tested GISA in Verilog for Triangle Counting with the SNAP dataset.</li> </ul>		

	<b>MITRE – Bedford, MA</b> Position Navigation and Timing Intern	May 2019 – Aug. 2019	
	• Identified spoofing in GPS signals from data collected during field tests.		
	• Created plots and maps to visualize various aspects of GPS s Draper Laboratory – Cambridge, MA Undergraduate Engineering Intern	ignals. May 2018 – Aug. 2018	
	• Designed new test procedures and soldered custom test circuits to verify proper sensor functionality.		
	• Automated tests utilizing oscilloscope, function generator, po	ower sources, etc.	
PUBLICATIONS	<b>E. Tang</b> , F. Franchetti, Magic Memory: A Programming Model for Big Data Analytics, IEEE High Performance Extreme Computing Conference (HPEC), 2022, Poster with extended abstract		
	Z. Gong, N. Zhu, M. Ngaw, J. Rivera, L. Tang, E. Tang, H. Mankad, F. Franchetti		
	Interval Arithmetic-based FFT for Large Integer Multiplication		
	IEEE High Performance Extreme Computing Conference (HPE with extended abstract	C), 2022, Poster	
	with extended abstract		
TEACHING	Computational Problem Solving for Engineers [ECE 647]	Jan. 2024 –May 2024	
	<ul><li><i>Teaching Assistant</i></li><li>Led weekly recitations, graded homeworks, and held weekly office hours.</li></ul>		
	How to Write Fast Code [ECE 645]	Aug. 2023 – Dec. 2023	
	Teaching Assistant	C	
	• Graded assignments and held weekly office hours. Computer Architecture [ECE 4750] <i>Teaching Assistant</i>	Aug. 2019 – Dec. 2019	
	• Graded labs, problem sets, and quizzes and held weekly offic	e hours.	
	<b>Digital Logic &amp; Computer Organization [ECE 2300]</b> <i>HKN Volunteer</i>	Apr. 2019	
	• Led exam review session for over 20 students.		
	Multivariable Calculus [MATH 1920] Academic Excellence Workshop Facilitator	Aug. 2017 – Dec. 2017	
	• Taught and created problem sets for a class of 15 students.		
		C 2017 M 2020	
ACTIVITIES	<b>Cornell Electric Vehicles – Cornell University</b> Electrical Subteam Lead	Sep. 2017 – May 2020	
	<ul> <li>Designed and optimized an energy-efficient BLDC motor controller using field- oriented control.</li> </ul>		
	• Designed, populated, and tested a PCB for measuring power consumption (joulemeter)		
	• Tested and integrated battery management system, power converters, data acquisition, motor controller, and automation systems onto the vehicle		